

Document ID	Kind Codes	Source	Issue Date	Page
1 US 20020034097		US-PGPU	20020321	42
2 US 20010019500		US-PGPU	20010906	39
3 US 5835406 A		USPAT	19981110	17

Chevallier et al.

[45] Date of Patent: Nov. 10, 1998

## [54] APPARATUS AND METHOD FOR SELECTING DATA BITS READ FROM A MULTIBIT MEMORY

[75] Inventor: Christophe J. Chevallier, Palo Alto; Vinod C. Lakshmi, Milpitas, both of Calif.

[73] Assignee: Mikron Quantum Devices, Inc., Santa Clara, Calif.

[21] Appl. No.: 734,380

[22] Filed: Oct. 24, 1996

[51] Int. Cl. 6 G11C 11/04; G11C 2/00

[52] U.S. Cl. 365/185.02; 365/184; 365/183.02

[56] Field of Search 365/185.02, 189.02, 365/230.02, 205, 168

## [56] References Cited

## U.S. PATENT DOCUMENTS

5,043,640 8/1991 Herdt 363/163  
5,216,610 5/1993 Nakayama et al. 377/141  
5,216,611 5/1993 Nakayama et al. 377/141  
5,155,521 1/1993 Hwang 365/185.19  
5,171,865 1/1993 Ohuchi et al. 365/183.03 X  
5,173,115 10/1993 Tanaka et al. 365/183.03 X

## OTHER PUBLICATIONS

Ta-Sub Jung et al. "TP 2.1: A 3.3V 128Mb Multi-Level NAND Flash Memory for Mass Storage Applications," IEEE International Solid-State Circuits Conference, 1996, pp. 25-26.  
Masayoshi Ochiai et al. "TP 1.3: A 3.3V 32Mb Flash Memory with FN-NOR Type 4-level Cell," IEEE International Solid-State Circuits Conference, 1996, pp. 36-37.

Primary Examiner—David C. Nichols

Assistant Examiner—Hsuan Hsiao  
Attorney, Agent, or Firm—Limbach & Limbach LLP

## [57] ABSTRACT

An apparatus and method which sequentially selects subsets of data bits read in parallel form an array of memory cells (each cell being operated as a minimate memory device) and sequentially asserts the selected subsets to a data bus. Preferably, the cells are flash memory cells. Preferably, the apparatus includes a sense amplifier circuit, a multiplexer, and circuitry operable to read a subset (N) of the cells in parallel, whether the cells are operated as binary or multi-state devices. The sense amplifier has N input lines and MN output lines, where N is the number of binary bits in a binary representation of the data read from each cell operated as a minimate device. The multiplexer has MN inputs (each connected to one of the output lines of the sense amplifier circuit), N outputs connected to a data bus having N-bit width, and is controllable to output selected N-bit subsets of the MN bits received at its MN inputs. Another aspect of the invention is a memory system including such a multiplexer and read/write circuitry operable in a mode in which it writes data to selected cells of the array (leaving each cell in an erased or programmed state) or reads data from each cell in each of N selected cells, where the read/write circuitry is also operable in another mode in which it writes data to selected cells of the array (leaving each cell in an erased state or a selected one of two or more possible programmed states) or reads data (indicative of an ordered set of at least two binary data bits) from each of N selected cells.

33 Claims, 5 Drawing Sheets

